

Open Source SPM Controller

Model Mk2-A810



This DSP-based system has been specially designed to meet the Scanning Probe Microscopy (SPM) application requirements.

The Open Source SPM Controller offers:

8 analog I/O capable of operating at up to 150 kHz with a $\pm 10V$ dynamic range

2/16-bit counters inputs

16 individually configurable GPIOs


Low noise and very high DC stability

Very low input-output group-delay

5502 DSP from Texas Instrument running at 300 MHz

SPARTAN 3 FPGA from Xilinx

High Speed USB interface controller



"Dancing Molecules on Graphene", by Percy Zahl, data acquired with the gxsm SPM

Free complete SPM software is available at <http://gxsm.sourceforge.net>

Advanced SPM features can be implemented using the 16 individually configurable GPIOs and the two 16-bit counters. These counters are synchronized with the analog sampling and can be used as simple pulse counters or Quadrature Encoder Pulse (QEP) counters.

Based on the SR-MK2 DSP board and SR2-A810 board, the Open Source SPM Controller is a convenient rack-mount enclosure providing quality connectors and wiring to ensure the best S/N ratio.

With all these features, the **Mk2-A810 model** has the best performance/price ratio on the market for a SPM control system.

For more information, please consult Soft dB website at www.softdb.com or contact us by phone at **418-686-0993**, toll free at **1-866-686-0993** or by email at contact@softdb.com.

Open Source SPM Controller

Model Mk2-A810



TECHNICAL DATA

INPUTS		OUTPUTS	
Resolution	16 bits	Resolution	16 bits
Sampling Rate	11.4 Hz to 150 kHz	Group-delay	Between 2.5 and 3.25 samples depending on output used
Input type	Single Ended	Offset drift with temp.	±2 ppm FSR / °C
Dynamic range	±5V, ±10V	Gain drift with temp.	±2 ppm FSR / °C
Input leakage	±1 µA max	Offset drift with Time	±13ppm FSR / 500 hours
Anti-aliasing filter	None	Samplig Rate	11.4 kHz to 150 kHz
Analog input bandwidth	0 to 10 MHz (includes DC)	Analog output bandwidth	0 to >80 kHz (includes DC)
Noise	<ul style="list-style-type: none"> • 1 bit RMS = 150 µV RMS on ±5V range • 1 bit RMS = 300 µV RMS on ±10V range 	Output type	Single Ended
Group-delay	2 samples (includes all hardware and software FIFO delay)	Dynamic Range	±10V
COUNTERS		Noise	<ul style="list-style-type: none"> • 20 MHz bandwidth: up to 55mV pk on 0xFFFF (-1) to 0x0000 (0) alternating code sequence. • 20 kHz bandwidth: <25µV RMS
Number of counters	2	Source/Sink ability	4 mA
Counter width	16-bit (can be increased to any width in software)	Anti-aliasing filter	None
Inputs	Two Quadrature Encoder Pulse (QEP) inputs and one general-purpose pulse input per counter	GPIOs	
IO level	3.3V CMOS (5V-tolerant inputs)	Number of IOs	16
Max count frequency	50 MHz	Configurability	All IOs individually configurable as input or output
Min pulse width	20 ns (to be reliably counted the high and low states on the counter inputs must be at least 20ns wide)	IO level	3.3V CMOS (5V-tolerant inputs)
Synchronism	Both counters are sampled synchronously to the ADC samples.		

Information and Distribution in Germany:

ventiotec GbR Dolega & Wagner | Marler Str. 100-102 | 45896 Gelsenkirchen

www.ventiotec.de | info@ventiotec.de | TEL +49 209 93090-97 | FAX: +49(0)209 9309091